Citations of Helic
A digital polar transmitter with DC-DC converter supporting 256-QAM WLAN and 40 MHz LTE-A carrier aggregation
Date of Conference: 22-24 May 2016http://ieeexplore.ieee.org/document/7508285/
A digital polar transmitter is introduced using 9-b thermometer-coded uniform cells to achieve high linearity for wideband signal. A 960 MHz delay tuner is designed for precise amplitude and phase alignment. An on-chip DC-DC is included for direct battery connection and output power control. Boosted bias improves PA efficiency at low power region. This digital polar transmitter outputs peak power 21.9 dBm with 41% drain efficiency, achieves EVM -30.7dB with 802.11ac compliance of 20 MHz 256-QAM signal, also 4.5%/4.8% with LTE-A 40 MHz carrier aggregation compliance of 64-QAM signal.
Contactless inter-tier communication for heterogeneous 3-D ICs
Date of Conference: 28-31 May 2017http://ieeexplore.ieee.org/document/7508285/
A heterogeneous contactless transceiver circuit is designed to provide half duplex communication for a 3-D system considering specific bonding constraints. The system is composed of two tiers and is integrated face-to-back to support fluidic sensing. Communication between the tiers is achieved through inductive links. Each tier is considered to be fabricated in a different technology node to enable low manufacturing cost and benefit from the advantages each technology offers. Both the uplink and downlink transceivers achieve data rates that reach 1 Gbps with non-return-to-zero data encoding. Energy efficiency is the primary objective, with the uplink dissipating 4.93 mW and the downlink 10.53 mW. A 5.2 × power reduction is achieved when using heterogeneous technologies, compared to a state-of-the-art 0.35 βm transceiver, while the dissipated energy is decreased by 34% as compared to a state-of-the-art 65 nm transceiver.
Integrated RF transformer and power combiner design in 150nm CMOS process
Date of Conference: 6-7 Oct. 2014http://ieeexplore.ieee.org/document/7508285/
An integrated passive power combiner is discussed and characterized based on test structure fabricated in a 150 nm LFoundry CMOS process. The power combiner uses differentially driven coupled transformers as a basic building block. We discuss first the constraint driven sythesis of the transformer itself and the device modeling with a rapid RLCk model extractor. Helic’s electronic design automation (EDA) tools are used for both, synthesis and extraction of the passive devices. The accuracy of the extracted transformer model is proven by comparison to an EM tool. The fabricated power combiner structure is finally extracted with the same EDA toolset and compared to measured data from on-wafer experiments. Good agreement is achieved in all cases proving the accuracy of the proposed synthesis and extraction methodology for complex RF IC designs.