Helic S.A.
news »
employment »
RSS »
Forum »

news

Monday 14 September 2009

Helic’s VeloceRF™ Qualified by TSMC for high-speed and RF design at 65nm

Helic's VeloceRF Passes TSMC's Electromagnetic (EM) Tool Qualification Program

SAN FRANCISCO, CA, Aug. 06, 2009 — Helic, Inc. today announced that TSMC has qualified its VeloceRF tool as part of TSMC’s Electromagnetic (EM) Tool Qualification Program. VeloceRF has been accuracy-certified against TSMC's 65nm silicon-verified spiral inductor set.



Wednesday 04 June 2008

ClariPhy leverages Helic’s VeloceRF™ EDA tool for first-pass success of CMOS 10G mixed-signal IC


IRVINE, Calif., and ATHENS, Greece, June 4, 2007 - ClariPhy Communications and Helic S.A. today announced details of their joint engineering collaboration over the past 12 months, which has been instrumental in the first-pass success of ClariPhy's single-chip, 10GBASE-LRM, mixed-signal CMOS transceiver. ClariPhy's transceiver features a low-power 10G Analog to Digital Converter (ADC) and a Maximum Likelihood Sequence Detection (MLSD) Electronic Dispersion Compensation (EDC) engine.




Wednesday 04 June 2008

Helic’s VeloceRF™ is selected by Fujitsu to build RFIC design flows for sub-100nm CMOS processes.


ATHENS, GREECE, June 4, 2007 - Helic S.A. proudly announces that Fujitsu Limited has adopted VeloceRF™ and Helic's technology to build a new design-flow for RFICs in its 90nm and 65nm CMOS processes. The parties have agreed to develop world-class tooling and design methodology to support rapid prototyping and volume production of high-frequency ICs applying advanced lithography techniques.




Thursday 20 July 2006

New release of VeloceRF™ supports 90-nm & 65-nm RFIC design


ATHENS, GREECE - Helic S.A. announces today the commercial availability of VeloceRF™ v1.5, featuring an enhanced Spiral Wizard™ inductor synthesizer, several improvements in its rapid RLCK modeling engine and new features addressing Design for Manufacturability (DFM) for 90-nm and 65-nm RFICs.




Monday 17 July 2006

AWR and Helic Partner to Offer VeloceRF Technology in Analog Office Software


EL SEGUNDO, Calif. and ATHENS, Greece - July 17, 2006 - Applied Wave Research, Inc. (AWR®) and Helic S.A. (Helic®) today announced a technology licensing agreement that enables the integration of Helic's VeloceRF™ whole-chip radio frequency (RF) extraction, modeling, and verification technology into AWR's Analog Office® RF integrated circuit (IC) design suite. The companies also announced a marketing agreement enabling AWR to market the solution through its worldwide distribution channels.




Wednesday 16 November 2005

Helic® and EdXact collaborate to boost RFIC design


ATHENS, Greece - GRENOBLE, France, November 16, 2005 - Helic S.A. and EdXact S.A. leading European EDA companies in modeling and verification, announce today a joint development that will result in an extension of Helic's VeloceRF™ inductance modeling, verification and synthesis tool. The new offering, called VRFJ™, will be based on EdXact's Jivaro™ netlist reduction technology.




Wednesday 08 June 2005

Micro Linear selects Helic’s VeloceRF™ for RFIC inductor synthesis modeling and verification


ATHENS, GREECE, June 8, 2005 – Helic S.A. proudly announces that another semiconductor company has selected its VeloceRF EDA product. Micro Linear Corporation (Nasdaq: MLIN), a leading digital wireless transceiver U.S. company, will be using VeloceRF for synthesis, modeling and verification of integrated inductors in its RFIC designs.




Monday 13 December 2004

Helic introduces unique new features in the VeloceRF™ toolset

Rapid, constraint-driven spiral synthesis accelerates and automates RFIC design

The Spiral Wizard™ module within VeloceRF v1.4.2 can rapidly and efficiently deliver spirals "to-order", tailored exactly to the designer's requirements in inductance, operating frequency and quality factor. The design process is significantly simplified and accelerated, as it is disentangled from the use of pre-characterized inductor libraries. The Spiral Wizard features on-the-fly layout synthesis, under an extensive set of constraints that make it possible to optimize inductor quality factor, shrink silicon real estate and minimize surrounding interconnect. Available within both schematic and layout environments, the interface is highly intuitive and extremely fast - even for complex spiral types such as differential and transformer, the Spiral Wizard will generate a solution in a few seconds.




Thursday 27 May 2004

Helic and Cadence Collaborate to Deliver RF Design Solution

PolyRadio RFIP to Serve as Wi-Fi Reference Design in Virtuoso Platform

ATHENS, GREECE - Helic S.A. announces a multi-faceted IP and EDA tools collaboration with Cadence Design Systems, Inc. in which both companies aim to become the springboard for the design of next-generation wireless semiconductor products. As part of the agreement, VeloceRF™, Helic's recently introduced tool for the rapid modeling and synthesis of on-chip and in-package inductances, becomes a third-party extension to the Virtuoso® custom design platform. Furthermore, Cadence licenses Helic's PolyRadio™ RFIP that will serve as a Wi-Fi reference design in the Virtuoso® platform, comprising RF silicon blocks such as a low-noise amplifier (LNA), fully-integrated power amplifier and voltage-controlled oscillator (VCO), linear direct-conversion mixers and programmable analog baseband circuitry. Helic's RFIP has already been fabricated and validated on a series of leading SiGe BiCMOS foundry processes.




Press Coverage

Friday 06 June 2008, 14:37 +02:00 GMT
EETimes

Helic launches tool for bondwire design



Saturday 17 June 2006, 14:40 +02:00 GMT
EETimes

AWR to integrate, sell Helic EDA software



Thursday 24 June 2004, 14:41 +02:00 GMT
Microwave Journal

Helic and Cadence join forces to deliver RF Design Solution



Thursday 27 May 2004, 14:42 +02:00 GMT
Electronic News

Cadence and Helic Team for RF Design



Monday 22 December 2003, 14:45 +02:00 GMT
EETimes

Inductance-modeling tool aims to ease RF design



Monday 08 December 2003, 14:46 +02:00 GMT
EETimes

Passive integration activates wireless



search
  enter
© 2009 Helic Inc. All rights reserved.
[close]

login


Auto-login
Show me on members list

Forgot your password?